1.   (Currently Amended)   A plurality of storage pixel sensors disposed on a semiconductor substrate, each of the plurality of storage pixel sensors comprising:

a photodiode having a first terminal coupled to a first potential and a second terminal;

a reset transistor having a first terminal coupled to the second terminal of the photodiode, a second terminal coupled to a reset reference potential that reverse biases the photodiode, and a control gate coupled to a RESET signal node;

a photocharge integration node coupled to said first terminal of said reset transistor, said photocharge integration node comprising the control gate of a source-follower transistor, said source-follower transistor having a drain, coupled to a source-follower drain supply voltage node, and a source coupled to means for generating a bias current; ~~and~~

a capacitive storage node, coupled to the source of the source-follower transistor, comprising the input of a readout amplifier transistor having an output; and~~.~~

an exposure transistor having a source directly connected to the source of said source-follower transistor and a drain coupled to a global current-summing node, said exposure transistor having a control gate coupled to a saturation level control voltage, said exposure transistor and said source-follower transistor acting as a common-source differential pair to divide said bias current between said source-follower transistor and said exposure transistor according to the relative values of integrated photosignal on said control gate of said source-follower transistor and said saturation level control voltage on said gate of said exposure transistor.

2.   (Previously Presented)   Each of the plurality of storage pixel sensors of claim 1 including means for selectively pulsing said source-follower drain supply voltage node.

3. (Previously Presented) Each of the plurality of storage pixel sensors of claim 1 wherein said readout amplifier is a second source-follower transistor having a drain coupled to a second source-follower drain supply voltage node and said capacitive storage node is a gate associated therewith.

4. (Previously Presented) Each of the plurality of storage pixel sensors of claim 3 further coupled to means for selectively pulsing said second source-follower drain supply voltage.

5. (Previously Presented) Each of the plurality of storage pixel sensors of claim 1 wherein said means for generating a bias current comprises a bias transistor having a source coupled to a fixed voltage source, a gate coupled to a bias voltage node and a drain coupled to the source of said source-follower transistor.

6. (Previously Presented) Each of the plurality of storage pixel sensors of claim 5 wherein the gate of said bias transistor is coupled to a bias voltage node that may be selectively pulsed.

7. (Previously Presented) Each of the plurality of storage pixel sensors of claim 1 further including a barrier transistor having first and second terminals coupled between the second terminal of the photodiode and said first terminal of said reset transistor, said barrier transistor having a control terminal coupled to a barrier set voltage.

8.   (Previously Presented)   Each of the plurality of storage pixel sensors of claim 7 wherein said reset transistor and said barrier transistor are sized so as to have substantially matched voltage thresholds.

9.   (Previously Presented)   Each of the plurality of storage pixel sensors of claim 1 further comprising a transfer transistor disposed between said source of said source-follower transistor and the capacitive storage node, said transfer transistor having a first terminal coupled to said source of said source-follower transistor, a second terminal coupled to the capacitive storage node and a control gate coupled to a XFR signal node.

10.   (Previously Presented)   Each of the plurality of storage pixel sensors of claim 9 further comprising:

a row-select transistor having a first terminal coupled to the output of the readout amplifier, a second terminal coupled to a column output line and a control gate coupled to a ROW SELECT signal node; and

a control circuit for selectively activating a RESET signal on said RESET signal node, a XFR signal on said XFR signal node, and a ROW SELECT signal on said ROW SELECT signal node.

11.   (Cancelled)

12.   (Currently Amended)   A plurality of storage pixel sensors disposed on a semiconductor substrate, each of the plurality of storage pixel sensors comprising:

a photodiode having a first terminal coupled to a first potential and a second terminal;

a barrier transistor having a first terminal coupled to the second terminal of the photodiode, said barrier transistor having a second terminal and a control gate coupled to a barrier set voltage;

a reset transistor having a first terminal coupled to the second terminal of the barrier transistor, a second terminal coupled to a reset reference potential that reverse biases the photodiode, and a control gate coupled to a RESET signal node;

a photocharge integration node coupled to said second terminal of said barrier transistor, said photocharge integration node comprising the control gate of a source-follower transistor, said source-follower transistor having a drain, coupled to a source-follower drain supply voltage node, and a source; ~~and~~

a capacitive storage node, coupled to said source of said source-follower transistor, comprising the input of a readout amplifier transistor having an output~~;~~ and

an exposure transistor having a source directly connected to the source of said source-follower transistor and a drain coupled to a global current-summing node, said exposure transistor having a control gate coupled to a saturation level control voltage, said exposure transistor and said source-follower transistor acting as a common-source differential pair to divide said bias current between said source-follower transistor and said exposure transistor according to the relative values of integrated photosignal on said control gate of said source-follower transistor and said saturation level control voltage on said gate of said exposure transistor.

13.　(Previously Presented)　Each of the plurality of storage pixel sensors of claim 12 including means for selectively pulsing said source-follower drain supply voltage node.

14.　(Previously Presented)　Each of the plurality of storage pixel sensors of claim 12 wherein said readout amplifier is a second source-follower transistor having a drain coupled to a second source-follower drain supply voltage node and said capacitive storage node is a gate associated therewith.

15.　(Previously Presented)　Each of the plurality of storage pixel sensors of claim 14 further coupled to means for selectively pulsing said second source-follower drain supply voltage.

16.　(Previously Presented)　Each of the plurality of storage pixel sensors of claim 12 wherein said means for generating a bias current comprises a bias transistor having a source coupled to a fixed voltage source, a gate coupled to a bias voltage node and a drain coupled to the source of said source-follower transistor.

17.　(Previously Presented)　Each of the plurality of storage pixel sensors of claim 16 wherein the gate of said bias transistor is coupled to a bias voltage node that may be selectively pulsed.

18. (Previously Presented) Each of the plurality of storage pixel sensors of claim 12 wherein said reset transistor and said barrier transistor are sized so as to have substantially matched voltage thresholds.

19. (Previously Presented) Each of the plurality of storage pixel sensors of claim 12 further comprising a transfer transistor disposed between said source of said source-follower transistor and the capacitive storage node, said transfer transistor having a first terminal coupled to said source of said source-follower transistor, a second terminal coupled to the capacitive storage node and a control gate coupled to a XFR signal node.

20. (Previously Presented) Each of the plurality of storage pixel sensors of claim 12 further comprising a row-select transistor having a first terminal coupled to the output of the readout amplifier, a second terminal coupled to a column output line and a control gate coupled to a ROW SELECT signal node, and

a control circuit for selectively activating a RESET signal on said RESET signal node, a XFR signal on said XFR signal node, and a ROW SELECT signal on said ROW SELECT signal node.

21. (Cancelled)

22. (Previously Presented) A plurality of storage pixel sensors disposed on a semiconductor substrate, each of the plurality of storage pixel sensors comprising:

a photodiode having a first terminal coupled to a first potential and a second terminal;

a reset transistor having a first terminal coupled to the second terminal of the photodiode, a second terminal coupled to a reset reference potential that reverse biases the photodiode, and a control gate coupled to a RESET signal node;

a photocharge integration node coupled to said second terminal of said photodiode, said photocharge integration node comprising the control gate of a source-follower transistor, said source-follower transistor having a drain, coupled to a source-follower drain supply voltage node, and a source;

a capacitive storage node, coupled to said source of said source-follower transistor, comprising the input of a readout amplifier transistor having an output; and

an exposure transistor having a source coupled to said source of said source-follower transistor and drain coupled to a global current-summing node, said exposure transistor having a control gate coupled to a saturation level control voltage.

23.   (Previously Presented)   Each of the plurality of storage pixel sensors of claim 22 including means for selectively pulsing said source-follower drain supply voltage node.

24.   (Previously Presented)   Each of the plurality of storage pixel sensors of claim 22 wherein said readout amplifier is a second source-follower transistor having a drain coupled to a second source-follower drain supply voltage node and said capacitive storage node is a gate associated therewith.

8

25. (Previously Presented) Each of the plurality of storage pixel sensors of claim 24 further including means for selectively pulsing said second source-follower drain supply voltage.

26. (Previously Presented) Each of the plurality of storage pixel sensors of claim 24 further including a bias transistor having a source coupled to a fixed voltage source, a gate coupled to a bias voltage node and a drain forming said means for generating a bias current and coupled to the source of said source-follower transistor.

27. (Previously Presented) Each of the plurality of storage pixel sensors of claim 26 wherein the gate of said bias transistor is coupled to a bias voltage node that may be selectively pulsed.

28. (Previously Presented) Each of the plurality of storage pixel sensors of claim 22 wherein said reset transistor and said barrier transistor are sized so as to have substantially matched voltage thresholds.

29. (Previously Presented) Each of the plurality of storage pixel sensors of claim 22 further comprising a transfer transistor disposed between said source of said source-follower transistor and the capacitive storage node, said transfer transistor having a first terminal coupled to said source of said source-follower transistor, a second terminal coupled to the capacitive storage node and a control gate coupled to a XFR signal node.

30. (Previously Presented) Each of the plurality of storage pixel sensors of claim 22 further comprising a row-select transistor having a first terminal coupled to the output of the readout amplifier, a second terminal coupled to a column output line and a control gate coupled to a ROW SELECT signal node, and

a control circuit for selectively activating a RESET signal on said RESET signal node, a XFR signal on said XFR signal node, and a ROW SELECT signal on said ROW SELECT signal node.

31. (Previously Presented) A plurality of storage pixel sensors disposed on a semiconductor substrate, each of the plurality of storage pixel sensors comprising:

a photodiode having a first terminal coupled to a first potential and a second terminal;

a reset transistor having a first terminal coupled to the second terminal of the photodiode, a second terminal coupled to a reset reference potential that reverse biases the photodiode, and a control gate coupled to a RESET signal node;

a photocharge integration node coupled to said second terminal of said photodiode, said photocharge integration node comprising the control gate of a source-follower transistor, said source-follower transistor having a drain, coupled to a source-follower drain supply voltage node, and a source;

a capacitive storage node, coupled to said source of said source-follower transistor, comprising the input of a readout amplifier transistor having an output; and

a transfer transistor disposed between said source of said source-follower transistor and the capacitive storage node, said transfer transistor having a first terminal coupled to said source of said source-follower transistor, a second terminal coupled to the capacitive storage node and a control gate coupled to a XFR signal node.

32. (Previously Presented) Each of the plurality of storage pixel sensors of claim 30 including means for selectively pulsing said source-follower drain supply voltage node.

33. (Previously Presented) Each of the plurality of storage pixel sensors of claim 30 wherein said readout amplifier is a second source-follower transistor having a drain coupled to a second source-follower drain supply voltage node and said capacitive storage node is a gate associated therewith.

34. (Previously Presented) Each of the plurality of storage pixel sensors of claim 33 further including means for selectively pulsing said second source-follower drain supply voltage.

35. (Previously Presented) Each of the plurality of storage pixel sensors of claim 30 further including a bias transistor having a source coupled to a fixed voltage source, a gate coupled to a bias voltage node and a drain forming said means for generating a bias current and coupled to the source of said source-follower transistor.

36. (Previously Presented) Each of the plurality of storage pixel sensors of claim 35 wherein the gate of said bias transistor is coupled to a bias voltage node that may be selectively pulsed.

37.   (Previously Presented)   Each of the plurality of storage pixel sensors of claim 30 wherein said reset transistor and said barrier transistor are sized so as to have substantially matched voltage thresholds.

38.   (Cancelled)

39.   (Currently Amended)   A pixel sensor disposed on a semiconductor substrate comprising:

a photodiode having a first terminal coupled to a first potential and a second terminal;

a reset transistor having a first terminal coupled to the second terminal of the photodiode, a second terminal coupled to a reset reference potential that reverse biases the photodiode, and a control gate coupled to a RESET signal node;

a photocharge integration node coupled to said first terminal of said reset transistor, said photocharge integration node comprising the control gate of a source-follower transistor, said source-follower transistor having a drain coupled to a source-follower drain supply voltage node and a source coupled to means for generating a bias current; and

an exposure transistor having a source ~~coupled~~ directly connected to said output of said source-follower transistor and drain ~~coupled~~ directly connected to a global current-summing node, said exposure transistor having a control gate coupled to a saturation level control voltage~~,~~ said exposure transistor and said source-follower transistor acting as a common-source differential pair to divide said bias current between said source-follower transistor and said exposure transistor according to the relative

values of integrated photosignal on said control gate of said source-follower transistor and said saturation level control voltage on said gate of said exposure transistor.

40. (Original) The pixel sensor of claim 39 further coupled to means for selectively pulsing said source-follower drain supply voltage node.

41. (Original) The pixel sensor of claim 39 wherein said means for generating a bias current comprises a bias transistor having a source coupled to a fixed voltage source, a gate coupled to a bias voltage node and a drain coupled to the source of said source-follower transistor.

42. (Original) The pixel sensor of claim 41 wherein the gate of said bias transistor is coupled to a bias voltage node that may be selectively pulsed.

43. (Original) The pixel sensor of claim 39 further including a barrier transistor having first and second terminals coupled between the second terminal of the photodiode and said first terminal of said reset transistor, said barrier transistor having a control terminal coupled to a barrier set voltage.

44. (Original) The pixel sensor of claim 43 wherein said reset transistor and said barrier transistor are sized so as to have substantially matched voltage thresholds.

45. (Original) The pixel sensor of claim 39, further including a capacitive storage node, coupled to said source of said source-follower transistor, comprising the input of a readout amplifier transistor having an output.

46. (Original) The storage pixel sensor of claim 45 wherein said readout amplifier is a second source-follower transistor having a drain coupled to a second source-follower drain supply voltage node and said capacitive storage node is a gate associated therewith.

47. (Original) The storage pixel sensor of claim 46 further including means for selectively pulsing said second source-follower drain supply voltage.

48. (Original) The storage pixel sensor of claim 46 further comprising a transfer transistor disposed between the output of the source-follower transistor and the capacitive storage node, said transfer transistor having a first terminal coupled to the output of the source-follower transistor, a second terminal coupled to the capacitive storage node and a control gate coupled to a XFR signal node.

49. (Original) The storage pixel sensor of claim 48 further comprising:

a row-select transistor having a first terminal coupled to the output of the readout amplifier, a second terminal coupled to a column output line and a control gate coupled to a ROW SELECT signal node; and

a control circuit for selectively activating a RESET signal on said RESET signal node, a XFR signal on said XFR signal node, and a ROW SELECT signal on said ROW SELECT signal node.